

100



FIC 1



F 26 3





FIG. 3







Figure 4

FFRL_EN	dT/dt	Thermal temperature	Current logic state	Prev. logic state
0 (not near maximal thermal limit)	Not Care	Not Care	Power down	Power down
0 (not near maximal thermal limit)	Not Care	Not Care	Power down	Wait
0 (not near maximal thermal limit)	Not Care	Not Care	Power down	Active
(near maximal thermal limit)	<0.2 (slow rate)	<max. -="" td="" temperature="" ôt<=""><td>Power down</td><td>Power down</td></max.>	Power down	Power down
1 (near maximal thermal limit)	>0.2 (slow rate)	<max. -="" 8t<="" td="" temperature=""><td>Walt</td><td>Power down</td></max.>	Walt	Power down
1 (near maximal thermal limit)	<0.2 (slow rate)	<max. -="" 8t<="" td="" temperature=""><td>Power down</td><td>West</td></max.>	Power down	West
1=(near maximal thermal limit)	>0.2 (slow rate)	<max. -="" 8t<="" td="" temperature=""><td>Walt</td><td>West</td></max.>	Walt	West
1_(near maximal thermal limit)	Not Care	>max. temperature - 8t	Active	Power down
T (near maximal thermal limit)	Not Care	>max, temperature - 8t	Active	West.
†i(near maximal thermal limit)	Not Care	>max. temperature - 8t	Active	Active

FIG 5.

Pear 19 with them their think that the

Logic States Diagram of Fast Frequency Reduction Logic (FFRL)



FFRL_EN: Fast frequency reduction logic enable signal; Threshold: logic state transite threshold;

FFRL_EN = 0 f(dT/dt,T) < threshold dT/dt: temperature changing rate; T: thermal temperature; f(dT/dt, T): function of dT/dt and T

Figure 6